Freescale Semiconductor /MKL28T7_CORE1 /XRDC /PDAC_W0_158

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PDAC_W0_158

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0D0ACP0D1ACP0D2ACP0D3ACP0D4ACP0D5ACP0D6ACP0D7ACP0SNUM0 (0)SE

SE=0

Description

Peripheral Domain Access Control W0

Fields

D0ACP

Domain 0 access control policy. See description for D7ACP .

D1ACP

Domain 1 access control policy. See description for D7ACP .

D2ACP

Domain 2 access control policy. See description for D7ACP .

D3ACP

Domain 3 access control policy. See description for D7ACP .

D4ACP

Domain 4 access control policy. See description for D7ACP .

D5ACP

Domain 5 access control policy. See description for D7ACP .

D6ACP

Domain 6 access control policy. See description for D7ACP .

D7ACP

Domain 7 access control policy

SNUM

Semaphore number. Include this hardware semaphore in the DxACP access evaluation.

SE

Semaphore enable

0 (0): Do not include a semaphore in the DxACP evaluation.

1 (1): Include the semaphore defined by W0[SNUM] in the DxACP evaluation.

Links

() ()